INTRODUCTION
The SiGe nanowire (NW) field effect transistor (FET) is one of the most promising device architectures for high performance CMOS requirements due to the high carrier mobility and superior short channel controllability [1] - [3] . Si passivation is often used to improve the interface quality between the SiGe channel and the gate dielectric. Besides reducing the interface state density [4] , mobility enhancement due to the quantum confinement of holes within the SiGe layer can be obtained as a result of the valence band offsets [5] . Ge/Si Core/Shell NW pFETs fabricated using the Vapor-Liquid-Solid (VLS) method [6] , while exhibiting excellent drive current performance, pose immense challenges for integration with conventional CMOS processes. Recently, SiGe NW FETs fabricated on SOI wafers have been demonstrated using a topdown approach [7] . Nevertheless, SOI substrates are costly, prompting research efforts on fabricating NWs on bulk Si substrates. Strained Si NW FETs integrated on bulk Si have been reported and show excellent performance [8] . However, SiGe NW FETs integrated on bulk Si wafers, incorporating uniaxial channel stress and hole quantum confinement, have yet to be demonstrated.
In this paper, we report for the first time uniaxially strained SiGe/Si Core/Shell NW pFETs integrated on bulk Si. This CMOScompatible process produces pFETs with channels comprising 12 nm SiGe NW cores with a 4 nm thick Si shell, achieving high drive currents of about 650 µA/µm. Fig. 1 shows the key process steps for the fabrication of SiGe/Si core/shell NW channel pFETs with Ni x Si y Ge 1-x-y S/D contacts. First of all, a 25 nm thick Si 0.75 Ge 0.15 was epitaxially deposited on the n+ bulk Si substrate in an UHVCVD epitaxy reactor. Next, alternating phase shift mask lithography with a KrF scanner, plasma photoresist trimming, hardmask trimming and reactive ion etching processes were used to define SiGe NW channels down to 12 nm in width. High density plasma (HDP) silicon oxide was used to fill the trenches on the NW patterned wafer. Subsequently, chemical mechanical polishing (CMP) process was used to planarize the HDP oxide. Wet chemical etching using HF was used to selectively and partially remove the remaining HDP oxide, releasing the SiGe NW. Fig. 2 (a) shows a SEM image of a released SiGe NW with HDP oxide covering the field area. Selective epitaxial growth of Si was then performed to passivate the SiGe NW channel surface, forming the SiGe/Si core/shell heterostructure. After Si-passivation, 40A SiO 2 was grown on SiGe/Si core/shell structure and followed by 600A α-Si deposition to form the gate stack. After gate pattern transfer, spacer formation, S/D implantation and activation, 4 nm of Ni was deposited in order to form the Ni x Si y Ge 1-x-y salicide S/D contacts. The SiGe/Si core/shell NW FET fabrication was completed after ILD deposition and metallization. Fig. 2 (b) shows the SEM micrograph after the gate etch process, which produced gate lengths was down to 40 nm without parasitic gate stringers. Fig. 2 (c) shows the SEM image after spacer formation prior to S/D silicidation. The 40 nm-wide nitride spacers protect the NW S/D extensions from silicidation, preventing excessive lateral silicide encroachment. Fig. 3 shows the (004) and (224) XRD reciprocal space maps of a SiGe/Si mesa region, revealing excellent alignment of the (15%) SiGe and Si intensity peaks. This illustrates lattice alignment across the heterojunction as a result of the pseudomorphic epitaxial growth. The high resolution XRD rocking curve in Fig. 4 shows well-defined SiGe peaks and indicates high SiGe crystalline quality. UV Raman analysis was also performed on the thin SiGe film for strain metrology. The Raman peak for Si-Si in SiGe film, together with a reference Si-Si peak from a blanket Si wafer, is shown in Fig. 5 . The blue shift of the Si-Si peak (514cm -1 ) is proportional to the compressive strain in SiGe film. The strain in the SiGe film was calculated to be -0.5% (compressive). When the SiGe NW is formed by the etch process, anisotropic strain relaxation results in a uniaxial compressive strain in the longitudinal direction, as opposed to biaxial strain, due to the small lateral dimension of the SiGe NWs [9] . Uniaxial compressive strain causes valence band deformation, reduces the conductivity effective masses and enhances the hole mobility. Due to the core/shell structure, quantum confinement of holes in the SiGe NW channel helps to fully reap the mobility enhancement benefits. Fig. 6 is the cross-section TEM micrograph of the channel. The SiGe/Si core/shell heterostructure can clearly be seen in the high magnification view (inset). The 12 nm-wide SiGe core is covered by a 4 nm-thick Si shell, a 4 nm-thick SiO 2 gate oxide and a 60 nm-thick poly-Si gate layer. HDP silicon oxide is used as the isolation dielectric. The I D -V G transfer characteristics of a SiGe/Si core/shell NW FET with a gate length of 40 nm are shown in Fig.  7 . The drain current is normalized by the channel width of ~20nm, i.e. 12 nm (SiGe core)+ 4 nm x 2 (Si Shell). Good subthreshold swing of 128mV/decade was obtained, which confirms the effectiveness of the Si surface passivation. The DIBL parameter is 148 mV/V. These parameters show that, in spite of the short gate length and relatively thick gate oxide of 4 nm, good electrostatic control of the channel was still maintained.
DEVICE FABRICATION

RESULTS AND DISCUSSION
Quantum confinement of holes is expected for the SiGe/Si core/shell heterostructure channel during FET operation. Fig. 8 shows a band diagram schematic of the heterostructure nanowire channel, which schematically illustrates the cause of this quantum confinement as a result of the valence band offset. This valence band offset is due to the smaller intrinsic bandgap of the SiGe core. It is possible that the uniaxial strain-induced bandgap narrowing further contributes to the degree of valence band offset [10] , making the quantum confinement even more pronounced. The heterostructure NW FET is expected to exhibit two kinds of channel conducting mechanisms. Holes are largely confined to the SiGe core at low gate overdrive voltages. At higher gate overdrive voltages, surface inversion in the Si shell starts to occur. This existence of this effect is confirmed by the linear transconductance G m plot as shown in Fig. 9 . Two G m peaks were observed, which concurs with similar observations made of SiGe quantum-well planar FETs in [11] . The first peak corresponds to conduction in the SiGe core while the second peak corresponds to surface conduction in the Si shell. It should be noted that the degree of quantum confinement can be adjusted by tuning the Ge concentration in the SiGe core. The I D -V D characteristics of the same device are shown in Fig. 10 . The normalized drive current is ~650 µA/µm at V G -V T = -1.0V. The high drive current is likely to be a result of the enhanced hole mobility in the uniaxially strained SiGe quantum well NW channel. Fig. 11 plots the total resistance as a function of gate length for three gate bias voltages. The S/D series resistance was estimated to be about 250 Ωµm, which is higher than that of state-of-the-art planar devices. It is likely that even better absolute drive current performance can be obtained through the careful optimization of the S/D extensions implants and the dopant profile engineering at the silicon-silicide interface.
CONCLUSION
Strained SiGe/Si core/shell NW pFETs with Ni x Si y Ge 1-x-y S/D contacts integrated on bulk Si substrates were demonstrated for the first time. The width of the SiGe NW core is 12 nm with a Si shell of 4 nm. Good short channel performance has been achieved with low subthreshold swing (128 mV/dec) and DIBL, with drive currents of up to ~650 µA/µm. The fabrication scheme for the core/shell structure formation allows for further scalability by increasing the Ge concentration in the SiGe core during epitaxial growth, which can result in greater hole confinement and further improved hole mobility. 
